



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

CU

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/605,357	09/25/2003	HOUNG-JIE CHANG	11535-US-PA	2356

31561 7590 04/19/2004

JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE
7 FLOOR-1, NO. 100
ROOSEVELT ROAD, SECTION 2
TAIPEI, 100
TAIWAN

EXAMINER

NOVACEK, CHRISTY L

ART UNIT	PAPER NUMBER
----------	--------------

2822

DATE MAILED: 04/19/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/605,357	Applicant(s) CHANG ET AL.	
	Examiner Christy L. Novacek	Art Unit 2822	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 25 September 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-14 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 1-3 is/are allowed.
- 6) ☒ Claim(s) 4-14 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 25 September 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

This office action is in response to the communication filed September 25, 2003.

Claim Objections

Claim 14 is objected to because of the following informalities: in line 1 of the claim, “deviceof” should be separated into “device” and “of”. Appropriate correction is required.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 4-7 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Line 2 of claim 4 recites the limitation of “said removing step”. However, lines 7-8 of claim 1, upon which claim 4 depends, recites “polishing said semiconductor device until said plug above said gate is removed” and line 10 of claim 1 recites “removing said insulating layer”. Therefore, it is unclear as to which of these removing steps “said removing step” recited in claim 4 is referring.

Line 3 of claim 5 recites the limitation of “said etching process”. However, line 3 of claim 4, upon which claim 5 depends, recites “a wet etching process” and line 4 of claim 4 recites “a dry etching process”. Therefore, it is unclear as to which of these etching processes “said etching process” recited in claim 5 is referring.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

Claim 8 is rejected under 35 U.S.C. 102(e) as being anticipated by Yeh (US 6,709,879).

Regarding claim 8, Yeh discloses a semiconductor device having at least two adjacent conducting layers (202a/202b/202c) and an insulating layer (204) disposed between the conducting layers, a defect (203a/203b) existing between the conducting layers, polishing the semiconductor device to partially expose the conducting layers, removing the insulating layer between the conducting layers and detecting the defect between the conducting layers (Fig. 2B-2E; col. 2, ln. 27 – col. 3, ln. 14).

Claims 8, 12 and 13 are rejected under 35 U.S.C. 102(b) as being anticipated by Jarvis (US 6,258,437).

Regarding claim 8, Jarvis discloses a semiconductor device having at least two adjacent conducting layers (116) and an insulating layer (118/120/122) disposed between the conducting layers, a defect (128a/128b) existing between the conducting layers, polishing the semiconductor device to partially expose the conducting layers, removing the insulating layer between the conducting layers and detecting the defect between the conducting layers (Fig. 5-10; col. 7, ln. 27 – col. 9, ln. 9).

Art Unit: 2822

Regarding claim 12, the removing step is a dry etching process (col. 8, ln. 6-16).

Regarding claim 13, the dry etching process is a reactive ion etching (RIE) process (col. 8, ln. 6-16).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 9 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jarvis (US 6,258,437) in view of Summerfelt et al. (US 20030124791).

Regarding claims 9 and 10, Jarvis discloses that after the polishing step, photoresist material is deposited on the insulating layer. The photoresist is patterned and is used to remove the insulating layer (col. 8, ln. 6-16). Jarvis does not disclose cleaning the semiconductor device after the polishing step and before the removing step. Summerfelt discloses a process of using a photoresist to pattern an underlying layer. Summerfelt states that the photoresist may leave a residue behind when it is removed and it is necessary to remove this residue by a process such as using a deionized water (DI) rinse (para. 128). At the time of the invention, it would have been obvious to one of ordinary skill in the art to use a DI rinse and dry to clean the semiconductor device after removing the photoresist layer of Jarvis because the photoresist can leave residue and particles behind after it is removed and it would be beneficial to remove this residue to allow the defects in the device to be more readily seen.

Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yeh (US 6,709,879) in view of Jarvis (US 6,258,437).

Regarding claim 11, Yeh discloses that the insulating layer may be silicon nitride and may be removed using phosphoric acid (H_3PO_4) (col. 2, ln. 60-62). Yeh does not specifically disclose that this process is a wet etch. Like Yeh, Jarvis teaches a step of etching silicon nitride using phosphoric acid. Jarvis states that this process is a wet etch (col. 8, ln. 36-50). At the time of the invention, it would have been obvious to one of ordinary skill that the phosphoric etch disclosed by Yeh is to be a wet etch because Jarvis teaches that the process of etching silicon nitride using phosphoric acid is a wet etch.

Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yeh (US 6,709,879) in view of Nakasuji et al. (US 6,593,152).

Regarding claim 14, Yeh does not disclose what apparatus is used to examine the semiconductor device for defects. Nakasuji discloses a scanning electron microscope (SEM) device that can be used to detect defects on semiconductor wafers with improved efficiency and accuracy (col. 3, ln. 5-25). At the time of the invention, it would have been obvious to one of ordinary skill in the art to use the SEM device of Nakasuji to detect the defects of Yeh because Nakasuji discloses that his SEM can examine a wafer for defects with improved efficiency and accuracy.

Allowable Subject Matter

Claims 1-3 are allowed.

The following is an examiner's statement of reasons for allowance:

The primary reasons for the allowance of claims 1-3 is the inclusion therein, in combination as currently claimed, of the limitations of a semiconductor device having a defect between a plug connected to the source/drain and the gate, polishing the device until the plug above the gate is removed, removing an insulating layer between the gate and the plug and detecting the defect. These limitations were found in claims 1-3 and are neither disclosed nor taught by the prior art of record, alone or in combination.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

Li (US 6,168,960) discloses an insulating layer disposed between adjacent conductive lines and polishing the substrate until the conductive lines are exposed and can be examined for defects.

Lee (US 6,107,201) discloses a method of examining a defect in a metal contact of a source/drain region of a semiconductor substrate.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christy L. Novacek whose telephone number is (571) 272-1839. The examiner can normally be reached on Monday-Thursday and alternate Fridays 7:30 - 5:00.

Art Unit: 2822

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on (571) 272-1852. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

CLN

April 13, 2004


AMIR ZARABIAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800